



## Notice of References Cited

Application No.

09/421,437

Applicant(s)

David C. CHAPMAN

Examiner

Examiner Group Art Unit A.M. Thompson 2768 Page 1 of 2 **U.S. PATENT DOCUMENTS** DOCUMENT NO. CLASS SUBCLASS DATE NAME Α 5,303,161 4/1994 Burns et al. 364 490 В 5,856,927 1/1999 Greidinger et al. 364 491 С 1/2000 500.13 6,014,507 Fujii 395 D 1/2000 500.14 6,011,912 Yui et al. 395 Ε 5.483,461 1/1996 Lee et al. 364 490 F G Н 1 J κ L М FOREIGN PATENT DOCUMENTS COUNTRY CLASS DOCUMENT NO. DATE NAME SUBCLASS N 0 P Q R s Т **NON-PATENT DOCUMENTS DOCUMENT (Including Author, Title, Source, and Pertinent Pages)** DATE Shirota et al., A New Rip-up and ReRoute Algorithm for Very Large Scale Arrays, IEEE Custom Integrated Circuits Conference, pp. 171-174 U 5/1996 M.H. Arnold et al., An Interactive Maze Router With Hints, Proceedings ACM/IEEE Design Automation Conference, pp. 672-676 ٧ 6/1988 Pin-San Tzeng et al., Codar: A Congestion-Directed General Area Router, IEEE International Conference on Computer-Aided Design, pp. 30-33. W 11/1988 L. -O Donzelle et al., A New Approach to Layout of Custom Analog Cells, Proceedings European Conference on Design Automation, pp. 480-483 X 2/1991

U. S. Patent and Trademark Office PTO-892 (Rev. 9-95)

		Notice of Defen	09/421,4	09/421,437 David C. CHAPMAN				
	Notice of References Cited			Exemine	•		t Unit 68 Page 2 of 2	
U.S. PATENT DOCUMENTS								
		DOCUMENT NO.	DATE		NAME		CLASS	SUBCLASS
	A							
	В							
	С							
	D							
	Е							
	F							
	G	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		•				
	н				.,			
	ı							
	J	***************************************				1 1 1		
	к			, , , , , , , , , , , , , , , , , , ,				
	L							
	M							
FOREIGN PATENT DOCUMENTS								
		DOCUMENT NO.	DATE	COUNTRY		NAME	CLASS	SUBCLASS
	N							
	0							
	Р							
	Q							
	R							
	s							
	Т							
NON-PATENT DOCUMENTS								
		DOCUMENT (Including Author, Title, Source, and Pertinent Pages)						DATE
	U	E. Malavasi et al., Area Routing for Analog Layout, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1186-1197						8/1993
	v					, , , ,		
	w							
	x							

U. S. Patent and Trademark Office PTO-892 (Rev. 9-95)